

# High Performance, 3.2 GHz, 14-Output Fanout Buffer

# Data Sheet **[HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf)**

### <span id="page-0-0"></span>**FEATURES**

### **JEDEC JESD204B support**

**Low additive jitter: <15 fs rms at 2457.6 MHz (12 kHz to 20 MHz) Very low noise floor: −155.2 dBc/Hz at 983.04 MHz** 

**Up to 14 LVDS, LVPECL, or CML type device clocks (DCLKs) Maximum CLKOUTx/CLKOUTx and SCLKOUTx/SCLKOUTx frequency of 3200 MHz** 

**JESD204B-compatible system reference (SYSREF) pulses 25 ps analog and ½ clock input cycle digital delay** 

**independently programmable on each of 14 clock output channels** 

**SPI-programmable adjustable noise floor vs. power consumption SYSREF valid interrupt to simplify JESD204B synchronization Supports deterministic synchronization of multiple** 

### **[HMC7043 d](http://www.analog.com/HMC7043?doc=HMC7043.pdf)evices**

**RFSYNCIN pin or SPI-controlled SYNC trigger for output synchronization of JESD204B** 

**GPIO alarm/status indicator to determine system health Clock input to support up to 6 GHz 48-lead, 7 mm × 7 mm LFCSP package** 

### <span id="page-0-1"></span>**APPLICATIONS**

**JESD204B clock generation Cellular infrastructure (multicarrier GSM, LTE, W-CDMA) Data converter clocking Phase array reference distribution Microwave baseband cards** 

### <span id="page-0-2"></span>**GENERAL DESCRIPTION**

<span id="page-0-3"></span>Th[e HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) is a high performance clock buffer for the distribution of ultralow phase noise references for high speed data converters with either parallel or serial (JESD204B type) interfaces. Th[e HMC7043 i](http://www.analog.com/HMC7043?doc=HMC7043.pdf)s designed to meet the requirements of multicarrier GSM and LTE base station designs, and offers a wide range of clock management and distribution features to simplify baseband and radio card clock tree designs.

The [HMC7043 p](http://www.analog.com/HMC7043?doc=HMC7043.pdf)rovides 14 low noise and configurable outputs to offer flexibility in interfacing with many different components in a base transceiver station (BTS) system, such as data converters, local oscillators, transmit/receive modules, field programmable gate arrays (FPGAs), and digital front-end ASICs. Th[e HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) can generate up to seven DCLK and SYSREF clock pairs per the JESD204B interface requirements.

The system designer can generate a lower number of DCLK and SYSREF pairs, and configure the remaining output signal paths for independent phase and frequency. Both the DCLK and SYSREF clock outputs can be configured to support different signaling standards, including CML, LVDS, LVPECL, and LVCMOS, and different bias conditions to adjust for varying board insertion losses.

One of the unique features of th[e HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) is the independent flexible phase management of each of the 14 channels. All 14 channels feature both frequency and phase adjustment. The outputs can also be programmed for 50 Ω or 100 Ω internal and external termination options.

Th[e HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) device features an RF SYNC feature that synchronizes multipl[e HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) devices deterministically, that is, ensures that all clock outputs start with the same edge. This operation is achieved by rephrasing the neste[d HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) or SYSREF control unit/divider, deterministically, and then restarting the output dividers with this new phase.

The [HMC7043is](http://www.analog.com/HMC7043?doc=HMC7043.pdf) offered in a 48-lead, 7 mm  $\times$  7 mm LFCSP package with an exposed pad connected to ground.



### **FUNCTIONAL BLOCK DIAGRAM**

**Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=HMC7043.pdf&product=HMC7043&rev=0)** 

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2015 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)** 

13114-001

# TABLE OF CONTENTS





### <span id="page-1-0"></span>**REVISION HISTORY**

**12/15—Revision 0: Initial Version** 

## <span id="page-2-0"></span>**SPECIFICATIONS**

 $V_{CC}$  = 3.3 V ± 5%, and T<sub>A</sub> = 25°C, unless otherwise noted. Minimum and maximum values are given over the full V<sub>CC</sub> and T<sub>A</sub> (−40°C to +85°C) variation, as listed in [Table 1.](#page-2-3)

### <span id="page-2-3"></span><span id="page-2-1"></span>**CONDITIONS**



<sup>1</sup> Maximum values are guaranteed by design and characterization.

### <span id="page-2-2"></span>**SUPPLY CURRENT**

For detailed test conditions, se[e Table 17 a](#page-23-1)n[d Table 18.](#page-24-0)





<sup>1</sup> Maximum values are guaranteed by design and characterization.

<sup>2</sup> Currents include LVDS termination currents.<br><sup>3</sup> Maximum values are for all circuits enabled i

<sup>3</sup> Maximum values are for all circuits enabled in their worst case power consumption mode, PVT variations, and accounting for peak current draw during temporary synchronization events.

4 Typical specification applies to a normal usage profile (Profile 1 i[n Table 17\)](#page-23-1) but very low duty cycle currents (sync events) and some optional features are disabled. This specification assumes output configurations as described in the test conditions/comments column.

### <span id="page-3-0"></span>**DIGITAL INPUT/OUTPUT (I/O) ELECTRICAL SPECIFICATIONS**

### **Table 3.**



<sup>1</sup> Guaranteed by design and characterization for long-term reliability.

### <span id="page-3-1"></span>**CLOCK INPUT PATH SPECIFICATIONS**

### **Table 4.**



<sup>1</sup> Guaranteed by design and characterization.

### <span id="page-4-0"></span>**ADDITIVE JITTER AND PHASE NOISE CHARACTERISTICS**

**Table 5.** 



1 Guaranteed by design and characterization.

### <span id="page-4-1"></span>**CLOCK OUTPUT DISTRIBUTION SPECIFICATIONS**



<sup>1</sup> Guaranteed by design and characterization.

### <span id="page-5-0"></span>**CLOCK OUTPUT DRIVER CHARACTERISTICS**

### **Table 7.**



l.

<span id="page-6-0"></span>

<sup>1</sup> Guaranteed by design and characterization.

## <span id="page-7-0"></span>ABSOLUTE MAXIMUM RATINGS

### **Table 8.**



<sup>1</sup> Per JESD22-C101-F (CDM) standard.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### <span id="page-7-1"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<span id="page-8-0"></span>



### **Table 9. Pin Function Descriptions**



# <span id="page-9-0"></span>HMC7043 Data Sheet



O is output, I is input, P is power, R is reserved, and I/O is input/output.

## <span id="page-10-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



*Figure 3. Additive Jjitter at 983.04 MHz at Output*

<span id="page-10-1"></span>

<span id="page-10-2"></span>*Figure 4. Absolute Phase Noise Measured at 983.04 MHz at Output*



*Figure 5. Differential Output Power vs. Frequency over Various Modes*



*Figure 6. LVPECL Differential Output Power vs. Frequency over Various Temperatures*







*Figure 8. Differential CLKOUT0/CLKOUT0 Voltage at 614.4 MHz, LVPECL*

# HMC7043 Data Sheet



*Figure 9. Output Channel Synchronization Before and After Rephase*



*Figure 10. Output Channel Synchronization Before Rephase*



*Figure 11. Output Channel Synchronization After Rephase*



*Figure 12. Analog Delay Step Size vs. Delay Step over Temperature, LVPECL at 983.04 MHz*



*Figure 13. Analog Delay vs. Delay Setting over Temperature, LVPECL at 983.04 MHz*

13114-019

## <span id="page-12-0"></span>TYPICAL APPLICATION CIRCUITS



*Figure 14. AC-Coupled LVDS Output Driver*



*Figure 15. AC-Coupled CML (Configured High-Z) Output Driver*



*Figure 16. AC-Coupled CML (Internal) Output Driver*



*Figure 17. CLKIN/CLKIN, RFSYNCIN Input Differential Mode*







*Figure 19. DC-Coupled LVPECL Output Driver*



*Figure 20. DC-Coupled CML (Internal) Output Driver*



*Figure 21. CLKIN, RFSYNCIN Input Single-Ended Mode*

## <span id="page-13-0"></span>**TERMINOLOGY**

### **Phase Jitter and Phase Noise**

An ideal sine wave has a continuous and even progression of phase with time from 0° to 360° for each cycle. Actual signals, however, display a certain amount of variation from ideal phase progression over time. This phenomenon is phase jitter. Although many causes can contribute to phase jitter, one major cause is random noise, which is characterized statistically as being Gaussian (normal) in distribution.

This phase jitter leads to the energy of the sine wave in the frequency domain spreading out, producing a continuous power spectrum. This power spectrum is usually reported as a series of values whose units are dBc/Hz at a given offset in frequency from the sine wave (carrier). The value is a ratio (expressed in decibels) of the power contained within a 1 Hz bandwidth with respect to the power at the carrier frequency. For each measurement, the offset from the carrier frequency is also given.

It is meaningful to integrate the total power contained within some interval of offset frequencies (for example, 10 kHz to 10 MHz). This is the integrated phase noise over that frequency offset interval and can be readily related to the time jitter due to the phase noise within that offset frequency interval.

Phase noise has a detrimental effect on the performance of analogto-digital converters (ADCs), digital-to-analog converters (DACs), and RF mixers. It lowers the achievable dynamic range of the converters and mixers, although they are affected in somewhat different ways.

### **Time Jitter**

Phase noise is a frequency domain phenomenon. In the time domain, the same effect is exhibited as time jitter. When observing a sine wave, the time of successive zero crossings varies. In a square wave, the time jitter is a displacement of the edges from their ideal (regular) times of occurrence. In both cases, the variations in timing from the ideal are the time jitter. Because these variations are random in nature, the time jitter is specified in seconds root mean square (rms) or 1 sigma of the Gaussian distribution.

Time jitter that occurs on a sampling clock for a DAC or an ADC decreases the signal-to-noise ratio (SNR) and dynamic range of the converter. A sampling clock with the lowest possible jitter provides the highest performance from a given converter.

### **Additive Phase Noise**

Additive phase noise is the amount of phase noise that is attributable to the device or subsystem being measured. The phase noise of any external oscillators or clock sources is subtracted, which makes it possible to predict the degree to which the device impacts the total system phase noise when used in conjunction with the various oscillators and clock sources, each of which contributes its own phase noise to the total. In many cases, the phase noise of one element dominates the system phase noise. When there are multiple contributors to phase noise, the total is the square root of the sum of squares of the individual contributors.

### **Additive Time Jitter**

Additive time jitter is the amount of time jitter that is attributable to the device or subsystem being measured. The time jitter of any external oscillators or clock sources is subtracted, which makes it possible to predict the degree to which the device impacts the total system time jitter when used in conjunction with the various oscillators and clock sources, each of which contributes its own time jitter to the total. In many cases, the time jitter of the external oscillators and clock sources dominates the system time jitter.

## <span id="page-14-0"></span>THEORY OF OPERATION

The [HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) is a high performance, clock distribution IC designed for extending the number of clock signals across the system with minimal noise contribution. The device can be used for distributing the noise sensitive reference clocks for high speed data converters with either parallel or serial (JESD204B) interfaces, FPGAs, and local oscillators. Th[e HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) is designed to meet the requirements of demanding base station designs, and offers a wide range of clock management and distribution features to simplify baseband and radio card clock tree designs. The device provides 14 low noise and configurable outputs to offer flexibility in distributing clocks while applying frequency division, phase adjustment, cycle slip, and external signal synchronization options.

The [HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) generates up to seven DCLK and SYSREF clock pairs per the JESD204B interface requirements. The system designer can generate a lower number of DCLK and SYSREF pairs, and configure the remaining output signal paths as DCLKs, additional SYSREFs, or other reference clocks with independent phase and frequency adjustment. Frequency adjustment can be accomplished by selecting the appropriate output divider values.

One of the unique features of th[e HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) is the independent flexible phase management of each of the 14 channels. Using a combination of divider slip based, digital (coarse) and analog (fine) delay adjustments, each channel can be programmed to have a different phase offset. The phase adjustment capability allows the designer to offset board flight time delay variations, match data converter sample windows, and meet JESD204B synchronization challenges. The output signal path design of the [HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) is implemented to ensure both linear phase adjustment steps and minimal noise perturbation when phase adjustment circuits are turned on.

The [HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) provides output clock signals of up to 3.2 GHz, while having the flexibility to support input reference frequencies of

up to 6 GHz when the internal clock division blocks are turned on. The higher frequency support enables higher bandwidth RF designs, and allows for distribution of low noise RF phase-locked loop (PLL) voltage controlled oscillator (VCO) outputs as well as other critical clocks across the system.

One of the key challenges in JESD204B system design is ensuring the synchronization of data converter frame alignment across the system, from the FPGA or digital front end (DFE) to ADCs and DACs through a large clock tree that may comprise multiple clock generation and distribution ICs.

There are two input paths on the [HMC7043;](http://www.analog.com/HMC7043?doc=HMC7043.pdf) one is for the clock signal that is distributed, and the other may be used as an external synchronization signal. In typical JESD204B systems, serial data converter interfaces, there may be a need to ensure that all clock signals that are sent to the data converters have phases which are controlled by an FPGA. By virtue of the RF SYNC input, the device ensures that output signals have a deterministic phase alignment to this synchronization input. The RF SYNC input can also implement multiple device clock trees by nesting more than on[e HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) to generate an even larger clock distribution network, while still maintaining phase alignment across the clock tree.

Offering excellent crosstalk, frequency isolation, and spurious performance, the device generates independent frequencies in both single-ended and differential formats including LVPECL, LVDS, CML, and CMOS, and different bias conditions to offset varying board insertion losses. The outputs can also be programmed for ac or dc coupling and 50  $Ω$  or 100  $Ω$  internal and external termination options.

Th[e HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) is programmed via a 3-wire serial port interface (SPI). The [HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) is offered in a 48-lead, 7 mm  $\times$  7 mm, LFCSP package with the exposed pad to ground.

**SCLKOUT7 SCLKOUT7**  **CL** KOUTS **CLKOUT8** 

**SCLKOUT9 SCLKOUT9**

> **CLKOUT10** O CLKOUT<sub>10</sub>

**SCLKOUT11 SCLKOUT11**

> **CLKOUT12 CLKOUT12**

**SCLKOUT13 SGLKOUT13** 

13114-022

3114-022



### <span id="page-15-0"></span>**DETAILED BLOCK DIAGRAM**

### **Input Termination Network—Common for All Input Buffers**

**LDOs**

**COARSE DIGITAL DELAY**

**BGABYP1 LDOBYP2**

ሪ

**ANALOG DELAY**

ò

**MUX**

<span id="page-15-1"></span>**CLOCK INPUT NETWORK** 

The two clock and RFSYNC input buffers share similar architecture and control features. The input termination network is configurable to 100 Ω, 200 Ω, and 2 kΩ differentially. It is typically ac-coupled on the board, and uses the on-chip resistive divider to set the internal common-mode voltage,  $V_{CM}$ , to 2.1 V.

By closing the 50  $\Omega$  termination switch (se[e Figure 23\)](#page-15-2), the network also can serve as the termination system for an LVPECL driver. Although the input termination network for the two clock and RFSYNC input buffers is identical, the buffer behind the network is different.



**DEVICE**<br>CONTROL

P

 $\overline{DELAY}$  MUX

<span id="page-15-2"></span>Figure 23. On-Chip Termination Network for Clock and RFSYNC Buffers

### **Recommendations for Normal Use**

**GPIO RESET**

**COARSE DIGITAL DELAY**

For both buffer types, unless there are extenuating circumstances in the application, use 100  $\Omega$  differential termination resistors to control reflections, to use the on-chip dc bias network to set the common mode level, and to externally ac couple the input signals in. Do not use a receiver side dc termination of the LVPECL signal.

**FUNDAMENTAL MODE FUNDAMENTAL MODE**

Figure 22. Detailed Block Diagram

**ALARM GENERATION** 

**DIVIDER (1 TO 4094)**

**CYCLE SLIP/ SYNC**

**SPI**

**CYCLE SLIP/ SYNC**

**DIVIDER (1 TO 4094)**

**SDATA SCLK SLEN**

### *Single-Ended Operation*

The buffers can support a single-ended signal with slightly reduced input sensitivity and bandwidth. If driving any of the buffers single-ended, ac couple the unused leg of the buffer to ground at the input of the die.

### *Maximum Signal Swing Considerations*

The internal supplies to these input buffers are supplied directly from 3.3 V. The ESD network and parasitic diodes can generally shunt away excess power and protect the internal circuits (withstanding reference powers above 13 dBm). Nevertheless, to protect from latch-up concerns, the signals on the reference inputs must not exceed the 3.3 V internal supply. For a 2.1 V common mode, 50  $\Omega$  single-ended source, this allows ~1200 mV of amplitude, or 11 dBm maximum reference power.

### <span id="page-16-0"></span>**CLOCK OUTPUT NETWORK**

Th[e HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) is a high performance clock buffer, is appropriate for JESD204B data converters, and much of the uniqueness of a JESD204B clock generation chip relates to its array of output channels. In this device, the output network requirements include

- A large number of device clock (DCLK) and synchronization (SYSREF) channels
- Very good phase noise floor of the DCLK channels that can be connected to critical data converter sample clock inputs
- Deterministic phase alignment between all output channels relative to one another
- Fine phase control of synchronization channels with respect to the DCLK channel
- Frequency coverage to satisfy typical clock rates in systems
- Skew between SYSREF and DCLK channels that is much less than a DCLK period
- Spur and crosstalk performance that does not impact system budgets

Th[e HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) output network supports the following recommended features, which are sometimes critical in user applications:

- Deterministic synchronization of the output channels with respect to an external signal (RFSYNC), which allows multichip synchronization and clean expansion to larger systems
- Pulse generator behavior to temporarily generate a synchronization pulse stream at a user request
- The flexibility to define unused JESD204B SYSREF and DCLK channels for other purposes
- Glitchless phase control of signals relative to each other
- 50% duty cycle clocks with odd division ratios
- Multimode output buffers with a variety of swings and termination options
- Skew between all channels is much less than a DCLK period
- Adjustable performance vs. power consumption for less sensitive clock channels



<span id="page-16-1"></span>*Figure 24. Clock Output Network Simplified Diagram*

Each of the 14 output channels are logically identical. The only distinction between the SYSREF and DCLK channels is in the SPI configuration, and in how they are used. Each channel contains independent dividers, phase adjustment, and analog delay circuits. This combination provides the ultimate flexibility, cleanly accommodating nonJESD204B devices in the system.

In addition to the 14 output channel dividers, an internal SYSREF timer continually operates, and the synchronization of the output channel dividers occurs deterministically with respect to this timer, which the user can rephased deterministically by the user through GPI or SPI or deterministically by using the RFSYNCIN/ RFSYNCIN differential pins.

The pulse generator functionality of the JESD204B standard involves temporarily generating SYSREF output pulses, with appropriate phasing, to downstream devices. The centralized SYSREF timer and its associated SYNC/pulse generator control manage the process of enabling the intended SYSREF channels, phasing them, and then disabling them for signal integrity and power saving advantages.

### *Basic Output Divider Channel*

Each of the 14 output channels are logically identical, and support divide ratios from 1 to 4094. The supported odd divide ratios (1, 3, or 5) have 50.0% duty cycle. The only distinction between a SYSREF channel and a device clock channel is in the SPI configuration and the typical usage of a given channel.

For basic functionality and phase control, each output path consists of the following:

- Divider—generates the logic signal of the appropriate frequency and phase
- Digital phase adjust—adjusts the phase of each channel in increments of ½ clock input cycles
- Retimer—a low noise flip flop to retime the channel, removing any accumulated jitter
- Analog fine delay—provides a number of  $\sim$ 25 ps delay steps
- Selection mux—selects the fundamental, divider, analog delay, or an alternate path
- Multimode output buffer—low noise LVDS, CML, CMOS, or LVPECL

The digital phase adjuster and retimer launch on either clock phase of the clock input, depending on the digital phase adjust setpoint (Coarse Digital Delay[4:0]).

To support divider synchronization, arbitrary phase slips, and pulse generator modes, the following blocks are included:

- A clock gating stage pauses the clock for synchronization or slip operations
- An output channel leaf  $(x14)$  controller that manages slip, synchronization, and pulse generators with information from the SYSREF finite state machine (FSM)

Each channel has an array of control signals. Some of the controls are described in [Table 10.](#page-18-0)

System wide broadcast signals can be triggered from the SPI or general-purpose input (GPI) port to issue a SYNC command (to align dividers to the system internal SYSREF timer), issue a pulse generator stream, (temporarily exporting SYSREF signals to receivers), or to cause the dividers to slip a number of clock input cycles to adjust their phases.

Individual dividers can be made sensitive to these events by adjusting their slip enable, SYNC enable, and Start-Up Mode[1:0] configuration, as described in [Table 11.](#page-18-1)

When output buffers are configured in CMOS mode and phase alignment is required among the outputs, additional multislip delays must be issued for Channel 0, Channel 3, Channel 5, Channel 6, Channel 9, Channel 10, and Channel 13. The value of the delay must be as large as half of the selected divider ratio. Note that this requirement of having additional multislip delays is not needed when the channels are used in LVPECL, CML, or LVDS mode.

If a channel is configured to behave as a pulse generator, to temporarily power up and power down according to the GPI and SPI pulse generator commands; additional controls define its behavior outside of the pulse generator chain (se[e Table 12\)](#page-18-2).

Each divider has an additional phase offset register that adjusts its start phase or influences the behavior of slip events sent via the SPI (se[e Table 13\)](#page-18-3).

[Table 14](#page-19-0) outlines the typical configuration combinations for a DCLK channel relative to a SYSREF synchronization channel. Note that other combinations are possible. Synchronization of downstream devices can be managed manually, or by using the pulse generator functionality of th[e HMC7043.](http://www.analog.com/HMC7043?doc=HMC7043.pdf) See the [Typical](#page-22-0)  [Programming Sequence](#page-22-0) section for more information about the differences between the two methods.

### <span id="page-18-0"></span>**Table 10. Basic Divider Controls**



### <span id="page-18-1"></span>**Table 11. Channel Features**



### <span id="page-18-2"></span>**Table 12. Pulse Generator Mode Behavior Options**



### <span id="page-18-3"></span>**Table 13. Multislip Configuration**





### <span id="page-19-0"></span>**Table 14. Typical Configuration Combinations**

### *Synchronization FSM/Pulse Generator Timing*

[Figure 24](#page-16-1) show a block diagram of the interface of the SYNC/ pulse generator control to the divider channels and the internal SYSREF timer.

The SYSREF timer counts in periods defined by SYSREF Timer[11:0], a 12-bit setting from the SPI. The SYSREF timer sequences the enable, reset, and startup, and disables the downstream dividers in the event of sync or pulse generator requests. Program the SYSREF timer count to a submultiple of the lowest output frequency in the clock network, and never faster than 4 MHz. To synchronize the divider channels, it is recommended, though not required, that the SYSREF Timer[11:0] bits be set to a related frequency that is either a factor or multiple of other frequencies on the IC.

The pulse generator is defined with respect to the periods of this SYSREF timer, not with respect to the output period. This behavior of the pulse generator leads to a timing constraint that must be considered to prevent any runt pulses from affecting the pulse generator stream.

[Figure 26](#page-20-0) shows the start-up behavior of an example divider that is configured as a pulse generator, with a period matching the internal SYSREF period.

The startup of the pulse stream occurs a fixed number of clock input cycles after the FSM transitions to the start phase. Disabling the pulse generator stream where the logic path is forced to zero comes from a combinational path directly from the FSM.

Because the divider has the option for nearly arbitrary phase adjustment, the stop condition can arrive when the pulse stream is a Logic 1 and create a runt pulse.

For phase offsets of zero to (50% − 8) clock input cycles, and at clock input frequencies <3 GHz, this condition is met naturally within the design. For clock input frequencies >3 GHz, it is recommended to use digital delay or slip offsets to increase the natural phase offset and avoid the stress conditions.

The situation is avoided by never applying phase offset more than (50% − 8) VCO clock input cycles to an output channel configured as a pulse generator.

## Data Sheet **HMC7043**



<span id="page-20-0"></span>Figure 26. Start-Up Behavior of an Example Divider Configured as a Pulse Generator

### <span id="page-21-0"></span>**Clock Grouping, Skew, and Crosstalk**

Although the output channels are logically independent, for physical reasons, they are first grouped into pairs, called clock groups. Each clock group shares a reference, an input buffer, and a SYNC retime flip flop originating from the clock distribution network.

The second level of grouping is according to the supply pin. Clock Group 1 (Channel 2 and Channel 3) is on an independent supply, and the other supply pins are each responsible for two clock groups.

As the output channels are more tightly coupled (by sharing a clock group or by sharing a supply pin), the skew is minimized. However, the isolation between those channels suffers.

[Table 15 s](#page-21-1)hows the clock grouping by location, an[d Table 16](#page-21-2)  show the typical skew and isolation that can be expected and how it scales with distance between output channels.

Isolation improves as either the aggressor or the affected frequencies decrease. Nevertheless, for particularly important clock channels where spurious tones must be minimized, carefully consider their frequency and channel configurations to isolate continuously running frequencies onto different supply domains. Channels configured as pulse generators are normally not an issue, because they are disabled during normal operation.



### **Table 15. Supply Pin Clock Grouping by Location**

### <span id="page-21-2"></span>**Table 16. Typical Skew and Isolation vs. Distance**



13114-026

### <span id="page-21-1"></span>**Output Buffer Details**



<span id="page-21-3"></span>Rev. 0 | Page 22 of 42 Figure 27. Clock Grouping

## Data Sheet **HMC7043**

[Figure 27](#page-21-3) shows the clock groups by supply pin location on the package. With appropriate supply pin bypassing, the spurious noise of the outputs is improved.

[Table 15](#page-21-1) describes how the supply pins of each of the 14 clock channels are connected within the seven clock groups. Clock channels that are closest to each other have the best channel to channel skew performance, but they also have the lowest isolation from each other. Select critical signals that require high isolation from each other from groups with distant supply pin locations. An example of the expected isolation and channel to channel skew performance of th[e HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) at 1 GHz is provided in [Table 16.](#page-21-2)

### *SYSREF Valid Interrupt*

One of the challenges in a JESD204B system is to control and minimize the latency from the primary system controller IC, typically an ASIC or FPGA, to the data converters. To estimate the correct amount of latency in the system, the designer must know the time required for a master clock generator like the [HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) to provide the correct output phases at each output channel after receiving the synchronization request. Typically, a period of time is required on the device to implement the change requests on the outputs due to internal state machine cycles, data transfers, and any propagation delays. The SYSREF valid interrupt is a function to notify the user that the correct output settings and phase relationships are established, allowing the user to identify quickly that the desired SYSREF and device clock states are presented at the outputs of th[e HMC7043.](http://www.analog.com/HMC7043?doc=HMC7043.pdf)

The user has the flexibility to assign the SYSREF valid interrupt to a GPO pin or to use a software flag, set via Register 0x007D, Bit 2, which the user may poll as necessary. The flag notifies the user when the system is configured and operating in the desired state, or conversely when it is not ready.

### <span id="page-22-0"></span>**TYPICAL PROGRAMMING SEQUENCE**

To initialize the [HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) to an operational state, use the following programming procedure:

- 1. Connect the [HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) to the rated power supplies. No specific power supply sequencing is necessary.
- 2. Release the hardware reset by switching from Logic 1 to Logic 0 when all supplies are stable.
- 3. Load the configuration updates (provided by Analog Devices, Inc.) to specific registers (se[e Table 40\)](#page-37-0).
- 4. Program the SYSREF timer. Set the divide ratio (a submultiple of the lower output channel frequency). Set the pulse generator mode configuration, for example, selecting the level sensitivity option and the number of pulses desired.
- 5. Program the output channels. Set the output buffer modes (for example, LVPECL, CML, and LVDS). Set the divide ratio, channel start-up mode, coarse/analog delays, and performance modes.
- 6. Ensure the clock input signal are provided to CLKIN.
- 7. Issue a software restart to reset the system and initiate calibration. Toggle the restart dividers/FSMs bit to 1 and then back to 0.
- 8. Send a sync request via the SPI (set the reseed request bit) to align the divider phases and send any initial pulse generator stream.
- 9. Wait six SYSREF periods  $(6 \times$  SYSREF Timer[11:0]) to allow the outputs to phase appropriately  $(\sim$ 3 μs in typical configurations).
- 10. Confirm that the outputs have all reached their phases by checking that the clock outputs phases status bit  $= 1$ .
- 11. At this time, initialize any other devices in the system. Configure the slave JESD204B devices in the system to operate with the SYSREF signal outputs from th[e HMC7043.](http://www.analog.com/HMC7043?doc=HMC7043.pdf) The SYSREF channels from th[e HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) can be on either asynchronously or dynamically, and may temporarily turn on for a pulse generator stream.
- 12. Slave JESD204B devices in the system must be configured to monitor the input SYSREF signal exported from the [HMC7043.](http://www.analog.com/HMC7043?doc=HMC7043.pdf) At this point, SYSREF channels from the [HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) can either be on asynchronously (running) or on dynamically (temporarily turn on for a pulse generator train).
- 13. When all JESD204B slaves are powered and ready, send a pulse generator request to send out a pulse generator chain on any SYSREF channels programmed for pulse generator mode.

### The system is initialized.

For power savings and the reduction of the cross coupling of frequencies on the [HMC7043,](http://www.analog.com/HMC7043?doc=HMC7043.pdf) shut down the SYSREF channels.

- 1. Program each JESD204B slave to ignore the SYSREF input channel.
- 2. On th[e HMC7043,](http://www.analog.com/HMC7043?doc=HMC7043.pdf) disable the individual channel enable bits of each SYSREF channel.

To resynchronize one or more of the JESD204B slaves, use the following procedure:

- 1. Set the channel enable and SYNC enable bit of the SYSREF channel of interest.
- 2. To prevent an output channel from responding to a sync request, disable the SYNC enable mask of each channel so that it continues to run normally without a phase adjustment.
- 3. Issue a reseed request to phase the SYSREF channel properly with respect to the DCLK.
- 4. Enable the JESD204B slave sensitivity to the SYSREF channel.
- 5. If the SYSREF channel is in pulse generator mode, wait at least 20 SYSREF periods from Step 3, and issue a pulse generator request.

### <span id="page-23-0"></span>**POWER SUPPLY CONSIDERATIONS**

The output buffers are susceptible to supply with a certain extent. The output buffers are also susceptible to supply noise, but to a lesser extent. A noise tone of −60 dBV at a 40 MHz offset results in a −90 dBc tone at the output of the buffers in CML mode and −85 dBc in LVPECL mode. This result is a relatively flat frequency response, and these numbers are measured differentially. Phase noise/spurs caused by supply noise on the output buffers do not scale with output frequency. [Table 17](#page-23-1) lists the supply network of th[e HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) by pin, showing the relevant functional blocks. Three different usage profiles are defined for the network, not including the output channel supplies, which are accounted for separately.

The values listed under Profile 0 to Profile 2 i[n Table 17](#page-23-1) an[d Table 18](#page-24-0) are the typical currents of that block or feature. If a number is not listed in a profile column, a typical profile does not exist for that block or feature, but the user can mix and match features outside of the profile list, and can determine what the power consumption is going to be given the current listings per feature.

### <span id="page-23-1"></span>**Table 17. Supply Network of th[e HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) by Pin for VCC1\_CLKDIST, VCC4\_CLKIN, and VCC5\_SYSREF**



<sup>1</sup> Profile 0 is sleep mode; Profile 1 is power-up defaults, SYSREF timer running and RFSYNC buffer is disabled; Profile2 is only one clock output enabled, SYSREF timer is not running and RFSYNC buffer is disabled.

<sup>2</sup> The current is highly dependent on rate of input/output and load of input/output traces. For heavily loaded traces, it is recommended to use a series resistance of ~100 Ωto minimize the IR drop on the internal regulator during transitions.

<sup>3</sup> A temporary current only.

<sup>4</sup> Transient current in synchronization mode, can be temporarily enabled when using external synchronization.

### <span id="page-24-0"></span>**Table 18. Supply Network of the [HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) by Pin for the Clock Output Network**



<sup>1</sup> Profile 0 is sleep mode; Profile 1 is fundamental mode; Profile 2 is SYSREF channel matched to fundamental mode; Profile 3 is LVDS—high power signal source from

other channel; and Profile 4 is worst case configuration for power consumption of a channel.<br><sup>2</sup> The base current consumption of the circuit (for example, mux) is included in the buffer typical current.

<sup>3</sup> Currents only occur temporarily during a synchronization event.

## <span id="page-25-0"></span>SERIAL CONTROL PORT

### <span id="page-25-1"></span>**SERIAL PORT INTERFACE (SPI) CONTROL**

The [HMC7043 c](http://www.analog.com/HMC7043?doc=HMC7043.pdf)an be controlled via the SPI using 24-bit registers and three pins: serial port enable (SLEN) serial data input/output (SDATA), and serial clock (SCLK).

The 24-bit register, shown in [Table 19,](#page-25-2) consists of the following:

- 1-bit read/write command
- 2-bit multibyte field (W1, W0)
- 13-bit address field (A12 to A0)
- 8-bit data field (D7 to D0)

### <span id="page-25-2"></span>**Table 19. SPI Bit Map**



### **Typical Read Cycle**

A typical read cycle is shown i[n Figure 28 a](#page-25-3)nd occurs as follows:

- 1. The master (host) asserts both SLEN and SDATA to indicate a read, followed by a rising edge SCLK. The slave [\(HMC7043\)](http://www.analog.com/HMC7043?doc=HMC7043.pdf) reads SDATA on the first rising edge of SCLK after SLEN. Setting SDATA high initiates a read.
- 2. The host places the 2-bit multibyte field to be written to low (0) on the next two falling edges of SCLK. The [HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) registers the 2-bit multibyte field on the next two rising edges of SCLK.
- 3. The host places the 13-bit address field (A12 to A0) MSB first on SDATA on the next 13 falling edges of SCLK. The [HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) registers the 13-bit address field (MSB first) on SDATA over the next 13 rising edges of SCLK.
- 4. The host registers the 8-bit data on the next eight rising edges of SCLK. Th[e HMC7043 p](http://www.analog.com/HMC7043?doc=HMC7043.pdf)laces 8-bit data (D7 to D0) MSB first on the next eight falling edges of SCLK.
- <span id="page-25-4"></span><span id="page-25-3"></span>5. Deassertion of SLEN completes the register read cycle.

### **Typical Write Cycle**

A typical write cycle is shown i[n Figure 29 a](#page-25-4)nd occurs as follows:

- 1. The master (host) asserts both SLEN and SDATA to indicate a read, followed by a rising edge SCLK. The slave [\(HMC7043\)](http://www.analog.com/HMC7043?doc=HMC7043.pdf) reads SDIO on the first rising edge of SCLK after SLEN. Setting SDATA low initiates a write.
- 2. The host places the 2-bit multibyte field to be written to low (0) on the next two falling edges of SCLK. The [HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) registers the 2-bit multibyte field on the next two rising edges of SCLK.
- 3. The host places the13-bit address field (A12 to A0), MSB first, on SDATA on the next 13 falling edges of SCLK. The [HMC7043](http://www.analog.com/HMC7043?doc=HMC7043.pdf) registers the 13-bit address field (MSB first) on SDIO over the next 13 rising edges of SCLK.
- 4. The host places the 8-bit data (D7 to D0) MSB first on the next eight falling edges of SCLK. Th[e HMC7043 r](http://www.analog.com/HMC7043?doc=HMC7043.pdf)egister the 8-bit data (D7 to D0) MSB first on the next eight rising edges of SCLK.
- 5. The final rising edge of SCLK performs the internal data transfer into the register file, updating the configuration of the device.
- 6. Deassertion of SLEN completes the register write cycle.



# <span id="page-26-0"></span>CONTROL REGISTERS

### <span id="page-26-1"></span>**CONTROL REGISTER MAP**

### **Table 20. Control Register Map**





# Data Sheet **HMC7043**





# Data Sheet **HMC7043**



### <span id="page-31-0"></span>**CONTROL REGISTER MAP BIT DESCRIPTIONS**

*Global Control (Register 0x0000 to Register 0x0009)*

### **Table 21. Global Soft Reset Control**



### **Table 22. Global Request and Mode Control**



### **Table 23. Global Enable Control**

 $\overline{a}$ 

<span id="page-31-1"></span>

### **Table 24. Global Mode and Enable Control**



### **Table 25. Global Clear Alarms**



### **Table 26. Global Miscellaneous Control**



### *Input Buffer (Register 0x000A to Register 0x000B)*

### **Table 27. CLKIN/CLKIN and RFSYNCIN/RFSYNCIN Input Buffer Control**



### *GPIO/SDATA Control (Register 0x0046 to Register 0x0054)*

### **Table 28. GPI Control**



<sup>1</sup> Note that it is possible to have a GPIO delete pin configured as both an output and an input.

# HMC7043 Data Sheet

### **Table 29. GPO Control**



# Data Sheet **HMC7043**



### **Table 30. SDATA Control**



### *SYSREF/SYNC (Register 0x005A to Register 0x005D)*

### **Table 31. Pulse Generator Control**



### **Table 32. SYNC Control**



### **Table 33. SYSREF Timer Control**



### *Clock Distribution Network (Register 0x0064 to Register 0x0065)*

### **Table 34. Clock Input Control**



### **Table 35. Analog Delay Common Control**



### *Alarm Masks Register (Register 0x0071)*

### **Table 36. Alarm Mask Control Register**



### *Product ID Registers (Register 0x0078 to 0x007A)*

### **Table 37. Product ID Registers**



### *Alarm Readback Status Registers (Register 0x007B to 0x007F)*

### **Table 38. Alarm Readback Status Registers**



### *SYSREF Status Register (Register 0x0091)*

### **Table 39. SYSREF Status**



### *Bias Settings (Register 0x0096 to Register 0x00B8)*

For optimum performance of the chip, Register 0x0098 to Register 0x00B8 must be programmed to a different value than their default value.

<span id="page-37-0"></span>

## *Clock Distribution (Register 0x00C8 to Register 0x0152)*

The bit descriptions i[n Table 41](#page-37-1) apply to all 14 channels.

### <span id="page-37-1"></span>**Table 41. Channel 0 to Channel 13 Control**



# <span id="page-38-0"></span>Data Sheet **HMC7043**



1 X means don't care.

## <span id="page-39-0"></span>APPLICATIONS INFORMATION **EVALUATION PCB AND SCHEMATIC**

<span id="page-39-1"></span>For the circuit board in this application, use RF circuit design techniques. Ensure that signal lines have 50  $\Omega$  impedance. Connect the package ground leads and exposed paddle directly to the ground plane similar to that shown in [Figure 31](#page-39-2) and [Figure 32.](#page-40-0) Use a sufficient number of via holes to connect the top and bottom ground planes. The evaluation circuit board is available from Analog Devices, Inc., upon request.

The typical Pb-free reflow solder profile shown i[n Figure 30](#page-39-3) is based on JEDEC J-STD-20C.



<span id="page-39-3"></span>*Figure 30. Pb-Free Reflow Solder Profile*



<span id="page-39-2"></span>*Figure 31. Evaluation PCB Layout, Top Side*



<span id="page-40-0"></span>*Figure 32. Evaluation PCB Layout, Bottom Side* 

## <span id="page-41-0"></span>OUTLINE DIMENSIONS



*Figure 34. LFCSP Tape and Reel Outline Dimensions Dimensions shown in millimeters*

### <span id="page-41-1"></span>**ORDERING GUIDE**



 $1 E =$  RoHS Compliant Part.

<sup>2</sup> The maximum peak reflow temperature is 260°C for the HMC7043LP7FE.<br><sup>3</sup> Four-digit lot number represented by XXXX.

**©2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D13114-0-12/15(0)** 

**ANALOG<br>DEVICES** 

Rev. 0 | Page 42 of 42

www.analog.com